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The linearized transconductor stage is composed of the CMOS amplifiers and the bulk-controlled compensation (BCC) transistors. The bulk-controlled voltage is applied to adjust the threshold voltage of the BCC transistor. Thus, the equivalent third-order intermodulation (IM3) term of the CMOS amplifiers and the BCC transistors can be mitigated so as to improve the linearity. Furthermore, the current-reused architecture enhances the conversion gain of the proposed mixer and compensates the loss caused by the shunt feedback matching network. The presented mixer consumes 4.8 mA from a 1.5 V power supply. The measurement results of the mixer exhibit the maximum power conversion gain of 11.3 dB. The input third-order intercept point (IIP3) of 4.7 dBm over the entire 2.3-5.8 GHz band is observed.
INTRODUCTION
The requirements for the modern mobile internet access in the fourth generation (4G) communication systems has grown recently. There are several proposals for the 4G standards, such as Worldwide Interoperability for Microwave Access (WiMAX) and Long Term Evolution (LTE) systems [1] . In the physical layer design, WiMAX adopts orthogonal frequency division multiplexing (OFDM) access technique for the uplink and the downlink. The downlink of LTE still specified by the OFDM technique. However, the uplink of LTE is depicted in the discrete Fourier transform spread orthogonal frequencydivision multiplexing (DFTS-OFDM) technique. The frequency bands from 2.3 GHz to 5.8 GHz are occupied by these applications to provide the 4G service of data transmission including voice, video, and internet.
For wireless system, receivers and transmitters are the front-end parts responsible for receiving and/or transmitting signals. Antennas, low noise amplifiers (LNAs), mixers, filters, voltage controlled oscillators (VCOs), and power amplifiers (PAs) are the main radio frequency (RF) circuits of the transceiver design [2] [3] [4] [5] [6] . Mixers in receivers are responsible for down converting the incoming RF signals to intermediate frequency (IF) signals. The linearity of the mixer dominates the overall linearity of the receiver in the RF front-end design. The nonlinearity is induced by the IM3 effect which can not be suppressed by RF filters [7] [8] [9] . Up to now, there have been lots of methods proposed to enhance the linearity of the mixer due to the nonlinear of the transconductor stage. The CMOS g m cell composed of the tanh functions was adopted to suppress IM3 phenomenon and thus improve IIP3 [10] . A charge-injection method utilized current injecting into the drain of the transistors in the transconductor stage [11] . The current of the transconductor stage is increased so as to improve the conversion gain and IIP3 of the mixer. The passive devices connected to the sources of the transconductor stage as source-degeneration was commonly revealed [12] . Owing to the negative feedback mechanism, trade-offs between the linearity and conversion gain are considered.
In this paper, a broadband mixer using both current-reused and bulk-controlled techniques is proposed. Section 2 of this paper describes the linearity analysis of a Gilbert-cell mixer as well as the proposed mixer. Section 3 presents the measurement results of the mixer. Finally, conclusions in Section 4 are summarized.
DESIGN METHODOLOGY OF MIXERS

Linearity Analysis of the Gilbert Cell Mixer
The Gilbert-cell mixer for the modern receiver design is illustrated in Figure 1 [13] . The Gilbert cell mixer consists of a class-A transconductor stage, a current commutating stage, and a load stage. M 1 and M 2 are the class-A transconductor stage which affects the conversion gain and the linearity of the mixer. The current commutating stage composed of M 3 -M 6 provides small signal current switching according to the high local oscillator (LO) power. The load stage consisted of R 1 and R 2 provides the conversion gain and the voltage headroom. In general, the CMOS Gilbert-cell mixer reveals high conversion gain and appropriate isolation but poor linearity. The nonlinearity is based on the I-V characteristics of MOSFETs which operated in the saturation region. The relationship between the input differential voltage (v RF ) and the drain current (i DS ) of a transconductor stage is depicted as follows: where g m is the transconductance of the MOSFET and dominates the gain performance. g m represents the second-order intermodulation (IM2) phenomenon. g m denotes the IM3 phenomenon. I ds denotes DC current. From (1), the IM3 phenomenon can be mitigated by reducing g m . Figure 2 illustrates the relationship between g m and v RF in the class-A transconductor stage. The transconductor stage provides a constant g m response with an input range of ±15 mV. Figure 3 shows the g m characteristic. The nonzero g m will deteriorate the i DS so as to degrade the linearity of the transconductor stage. The negative peak of g m can be neutralized by adopting multiple gated transistors. Nevertheless, the techniques still suffer from the additional noise source and power consumption [14] . Moreover, the additional bias resistors and multiple gate transistors also increase the overall chip area. Figure 4 illustrates the compensation technique of a multiple gated transistors. The transconductance linearization by using such a compensation method is depicted in [15] . M 1 is the main transistor and M 2 denotes the compensated transistor. V GS1 and V GS2 represent the gate-source voltage of M 1 and M 2 , respectively. While V GS2 = V GS1 − V , the IM3 term of M 1 is compensated by the shift of the IM3 term of M 2 . Thus, the IM3 of the overall transconductor which composed of M 1 and M 2 in the appropriate bias region is near zero. The linearity of the transconductor can therefore be improved. Nevertheless, this architecture also leads to more power consumption due to the additional current path. The multiple gated transistors compensation also suffers from more passive devices for the compensated transistor. To adjust the threshold voltage (V th ) of the Figure 4 . Schematic of the multiple gated transistors compensation.
Current-reuse Bulk-controlled Mixer
compensated transistor was proposed to be a modified compensation method [16] . But the negative bulk-source voltage will complicate the bias circuit design and the power plan. Due to the proposed circuit is based on the BSIM3v3 MOS Models, the V th model of the non-uniform substrate doping profile is as follows:
where
From (2) and (4), V T ideal is the threshold voltage of the long channel device at zero substrate bias, Φ s denotes the surface potential, γ 1 and γ 2 are body bias coefficients, and V bm represents the maximum substrate bias voltage [17] . The variation of the V bs will cause the variation of V th . Figure 5 shows the proposed current-reused bulk-controlled high linearity mixer. M 1 and M 3 , M 2 and M 6 denote the CMOS amplifiers. M 4 and M 5 are the IM3 compensation transistors with the adjustable bulk voltage (VB CON ). The adjustable bulk voltage is different from [16] . The PMOS architecture avoids the negative bias voltage requirement. M 3 -M 6 also exhibit the current-reused characteristic which improve the conversion gain of the mixer. L 1 -L 4 , C 1 -C 4 , and Figure 5 . Schematic of the current-reuse bulk-controlled mixer. R 1 -R 4 are the wideband input matching network of RF and LO ports. Due to the feedback matching network of the RF port, the RF port does not require the external bias voltage. VB LO denotes the bias voltage of the LO port. The commutating stage which consists of M 7 -M 10 acts as ideal switches when the input LO power is large. The DC operation point and the aspect ratio of the commutating stage will influence the requirement of the driven power for switches. Lower driven powers make M 7 -M 10 act as ideal switches. The transistors are biased in the saturation region close to the triode region. The operation makes M 7 -M 10 to be turned off easily and the RF signal is down-converted by the LO signal. The load stage consisted of R 5 , R 6 , M 11 , and M 12 provides signal conversion from current signals to voltage signals. The load stage can provide output impedance via the resistive load of R 5 and R 6 , and appropriate voltage swing headroom by the transistors M 11 and M 12 . The impedance of the source follower stages, M 13 , M 14 , R 7 , and R 8 , are specified to 50 Ω for measurement purpose. The dimensions and values of the devices are summarized in Table 1 . Figure 6 illustrates the g m phenomenon of the proposed mixer. The mixer demonstrates a g m range of ±200 mV more than the 71 Ω R 5 -R 6 15.1 kΩ
Gilbert-cell mixer. The characteristic of g m is shown in Figure 7 . g m is zero in the interval, thus the linearity of the mixer can be improved. In the simulation of the proposed mixer, the RF is from 2.3 GHz to 5.8 GHz and the LO frequency is from 2.29 GHz to 5.79 GHz. The IF is at a fixed frequency of 10 MHz. The proposed mixer is accomplished by Agilent ADS 2006 simulator and TSMC 0.18 µm Mixed Signal CMOS RF model. The simulated power consumption is 7.7 mW at a 1.5 V power supply. The return loss (RL) of the RF port on Smith chart is shown in Figure 8 . The points are the impedance from 2.3 GHz to 3.5 GHz. Although the RL of RF is more than −10 dB Figure 9 . The points denote the impedance while frequency is changing from 5 MHz to 100 MHz.
MEASUREMENT RESULTS
The proposed mixer were fabricated in TSMC 0.18 µm Mixed Signal CMOS RF technology. All passive components are implemented on-chip and including the metal-insulator-metal (MIM) capacitors, spiral inductors, and poly resistors. Measurements of the differential RF/LO/IF signals were provided by the measurement systems of the coplanar Ground-Signal-Ground-Signal-Ground (GSGSG) 100 µm pitch on-wafer probes. The differential signals of RF/LO ports were generated by using the KRYTAR 180 • hybrid coupler which operated from 1 GHz to 12.4 GHz. A Mini-Circuits 180 • hybrid coupler which operated from 1 MHz to 500 MHz was adopted for the differential signal of IF port. The 180 • hybrid coupler provides 2-way power split and power combination. The supply and bias voltages are connected by four separate pads for probing through a conventional 7-pin PowerGround-Power-Power-Ground-Power (PGPPGP) DC probe. The losses of the probes and cables were calibrated by the PNA 5230A network analyzer.
The RF is swept from 2.3 GHz to 5.8 GHz. Because IF is fixed at 10 MHz, LO frequency is 10 MHz less than the frequency of RF signals. The active current of the mixer is about 4.8 mA from a 1.5 V supply voltage. The measurement of the conversion gains versus different LO powers at 2.3 GHz, 3.5 GHz and 5.8 GHz are shown in Figure 10 . The maximum conversion gains achieve 9.2 dB, 11.3 dB, and 9.8 dB at 2.3 GHz, 3.5 GHz, and 5.8 GHz, respectively. The LO power is set to be −10 dBm in order to optimize the mixer performance. Figure 10 .
Conversion gain versus LO power. A two-tone testing is adopted for the IIP3 estimation. The frequency spacing in the two-tone test is set to be 250 kHz which is the channel spacing in a 4G system. The frequencies of the down-converted IF signals are 9.875 MHz and 10.125 MHz, and the frequencies of the IM3 distortions are 9.625 MHz and 10.375 MHz, respectively. The IIP3 of the current-reused bulk-controlled mixer is compensated by the bulkcontrolled voltage. The relationship between the IIP3 and the bulkcontrolled voltage is demonstrated in Figure 11 . The squares are the simulated IIP3 and the circles denote the measured IIP3. Owing to the device mismatch and the process variation, the maximum measured IIP3 achieves 4.7 dBm when VB CON is equal to 0.9 V. Figure 12 illustrates the measured IIP3 versus RF. The maximum measured IIP3 achieves 4.7 dBm at 2.3 GHz and the minimum measured IIP3 is −2.6 dBm at 3.5 GHz. The noise figure (NF) versus RF measurement is shown in Figure 13 . The minimum NF is 12.8 dB at 4 GHz and the maximum NF is 16 dB at 5.8 GHz. Figure 14 demonstrates the LO-RF and LO-IF isolation characteristic versus LO frequency. The LO-RF isolation is better than 66.4 dB, and the LO-IF isolation is higher than 58.7 dB from 2.3 to 5.8 GHz. Figure 15 represents the RF-IF isolation characteristic versus LO frequency. The maximum RF-IF isolation is 69.5 dB at 4.8 GHz and the minimum RF-IF isolation achieves 54 dB at 2.8 GHz. Figure 16 shows the chip micrograph of the mixer. All passive components are implemented on-chip. The symmetrical placement and Figure 12 .
IIP3 versus frequency. A figure of merit (FoM) demonstrates a value from the overall parameters of a mixer for performance comparison. FoM is represented as [18] FoM = 20 log(f RF ) + CG − NF + IIP 3 − 10 log(P c ).
where f RF is the frequency of RF signals in Hz. CG denotes the conversion gain in dB. NF represents the single-sideband (SSB) NF in dB. IIP3 is the input third order intercept point in dBm. P c denotes the total power consumption in Watts. The comparison between the measurement results of the proposed high linearity mixer and other mixers are summarized in Table 2 . The proposed mixer exhibits excellent properties of the linearity, conversion gain, and the isolation. Figure 16 . Photograph of the current-reuse bulk-controlled mixer. The mixer also reveals the superior FoM than other mixers at different frequencies.
CONCLUSION
A CMOS current-reused bulk-controlled mixer has been designed and fabricated in TSMC 0.18 µm Mixed Signal CMOS RF technology. The proposed mixer achieves 2.3-5.8 GHz wideband performance for WiMAX and LTE applications. The mixer is realized by adopting the linearity compensation method based on the bulk-controlled compensation transistor and CMOS transconductor. The bulkcontrolled compensation transistor and CMOS transconductor also reveals the current-reuse characteristic to improve the conversion gain. The mixer consumes 7.2 mW from a 1.5 V power supply. The overall chip size is 1.27 × 1.18 mm 2 . The measurement results of the proposed mixer exhibits maximum power conversion gain of 11.3 dB, IIP3 of 4.7 dBm, and single side-band noise figure of 12.8 dB. The LO-RF and LO-IF isolations are 61.5 dB and 71.7 dB, respectively. The proposed architecture which reveals high IIP3, high conversion gain, and good isolation is suitable for 4G applications.
